Regviz

Silicon Labs /BGM220SC12WGA /RFSENSE_S /CALCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CALCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/RFSENSE_NS/CALCFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CALPERIOD0 (DISCMCAL)DISCMCAL 0 (DISPTATCAL)DISPTATCAL 0 (ENCALPUP)ENCALPUP 0 (STEPS2)PTATCALSTEPS 0 (STEPS2)CMCALSTEPS 0CALSTEPCLKS 0 (PTATCALMODE)PTATCALMODE

PTATCALSTEPS=STEPS2, CMCALSTEPS=STEPS2

Description

No Description

Fields

CALPERIOD

Calibration Period
DISCMCAL

Disable Common Mode Calibration
DISPTATCAL

Disable PTAT Calibration
ENCALPUP

Enable Calibration at Power Up
PTATCALSTEPS

PTAT Calibration Steps

0 (STEPS2): undefined

1 (STEPS4): undefined

2 (STEPS6): undefined

3 (STEPS8): undefined
CMCALSTEPS

CM Calibration Steps

0 (STEPS2): undefined

1 (STEPS4): undefined

2 (STEPS6): undefined

3 (STEPS8): undefined
CALSTEPCLKS

Clocks per calibration step settling
PTATCALMODE

PTAT Calibration mode

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data